Junior Firmware Engineer at ORBCOMM designing embedded firmware for advanced connected products. Collaborating with experienced engineers in a fast - paced environment in either Ottawa or Sterling.
About the role
- Join Cisco as an ASIC Engineer developing Hardware Design-for-Test features. Collaborate with teams to integrate test logic and validate designs with significant industry impact.
Responsibilities
- Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs
- Responsible for development of innovative DFT IP in collaboration with the multi-functional teams
- Key role in full chip design integration with the testability features coordinated in the RTL
- Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
- Craft solutions and debug with minimal mentorship
Requirements
- Bachelor's or a Master’s Degree in Electrical or Computer Engineering required
- 8-10 years of experience
- Knowledge of the latest innovative trends in DFT, test and silicon engineering
- Experience with Jtag protocols, Scan insertion and ATPG
- Experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets
- Experience working with Gate level simulation, debugging with VCS and other simulators
- Post-silicon validation and debug experience
- Ability to work with ATE patterns, P1687
- Strong verbal skills and ability to thrive in a multifaceted environment
- Scripting skills: Tcl, Python/Perl
Benefits
- Health insurance
- Flexible working hours
- Professional development opportunities
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Tech skills
Location requirements
Staff Firmware Engineer developing backend SSD firmware for Micron Technology. Collaborating in a cross - functional environment to enhance performance of non - volatile memory products.
Firmware Engineer at Supermicro developing control algorithms and firmware for power management systems. Collaborating with engineering teams for system integration and testing.
Staff Hardware Engineer responsible for hardware design of compute and sensor systems for autonomous vehicles. Leading prototype integration, validation, and cross - functional collaboration for mission - critical logistics.
Principal Hardware Design Engineer at d - Matrix redefining AI compute architecture and leading hardware development lifecycle. Collaborating on high - performance AI accelerator designs in a hybrid environment.
Hardware Engineer/Principal Engineer on Sentinel program at Northrop Grumman, designing custom and commercial - off - the - shelf systems in Colorado Springs or Manhattan Beach.
Senior Firmware Engineer developing and testing firmware for HPE Slingshot™ products. Involved in design, development, and cross - functional collaboration as part of an Agile team.
Hardware Engineer designing and developing electronic systems for autonomous vehicles. Joining a team revolutionizing the autonomous vehicle industry with breakthrough technology.
Principal Hardware Engineer working on the Sentinel program at Northrop Grumman. Designing custom systems and collaborating with Hardware, Electrical, and Mechanical engineers in Colorado.
Firmware Engineer at Swissbit developing Raw - NAND Interface and Device Abstraction Layer for controller firmware stacks. Engaging in multiple tasks including protocol implementation and device characterization.