Verification Engineer at NVIDIA responsible for creating UVM test benches for automotive chips. Collaborating with cross-functional teams to enhance testing methodologies and ensure high-performance verification.
Responsibilities
Responsible for creation of "state of the art" UVM based verification test benches and methodologies to verify complex IP's and Sub-systems.
Work on System level verification using C/C++.
Architect the testbenches and craft verification environment using UVM methodology.
Define test plans, tests and verification infrastructure for modules, clusters and systems.
Build efficient and reusable bus functional models, monitors, checkers and scoreboards.
Implement functional coverage and own verification closure.
Work with architects, designers, FPGA and post-silicon teams to ensure that your unit is robust.
Requirements
BTech/MTech with 4+ years of experience in verification closure of complex Unit, Sub-system or SOC level verification
CPU verification, Memory controller verification, Interconnect verification, High Speed IO verification (UFS/PCIE/XUSB)
10G/1G Ethernet MAC and Switch Bus protocols (AXI/APB)
System functions like Safety, Security, Virtualization and sensor processing
Experience in the latest verification methodologies like UVM/VMM
Exposure to industry standard verification tools for simulation and debug is a requirement
Exposure to Formal verification would be excellent
Good debugging and analytical skills.
Good interpersonal skills, ability to work as an excellent teammate with excellent communication skills to collaborate with cross-cultural teams and work in a matrix organization
Electrical Project Engineer supporting MEP systems in commercial construction. Working closely with project teams on schedules and resolving construction issues in Arizona.
Technology Engineer at PNC designing, building, and maintaining technology solutions aligned with business strategies. Collaborating to ensure quality deliverables while maintaining compliance with standards and processes.
Project Engineer enhancing mission assurance for aerospace systems at The Aerospace Corporation. Collaborating on innovative approaches, supporting cutting - edge space programs, and managing technical integrations.
Engineer in electrical design at HII’s Newport News Shipbuilding division, focusing on U.S. Navy nuclear systems with responsibilities in research, development, and testing.
Lead Test Engineer synthesizing customer contractual needs into system test solutions while coordinating integrated testing activities at HII's Newport News Shipbuilding.
Utility Engineer responsible for HVAC, BMS, and FMS systems in Clinical Supply Packaging & Shipping. Handle project management, validate facilities, and ensure patient safety at Novo Nordisk.
Software Engineer applying engineering principles to build software solutions for Mapfre. Involves design, development, testing, and maintenance of software applications in a collaborative team environment.
Senior Process Engineer responsible for wastewater treatment design and project leadership at Stantec. Engaging in strategic pursuits and leading technical project delivery for water facilities.
Senior Coastal Engineer managing coastal engineering projects for Stantec in the San Francisco Bay Area. Overseeing leadership and mentorship roles within a collaborative team environment.