Lead Engineer for signal integrity and power integrity at semiconductor company focusing on scalable AI infrastructure. Driving methodologies and validating hardware solutions for Kandou products.

Founded in 2011, Kandou is the innovative leader in high-speed, energy efficient, chip-to-chip link solutions critical to the evolution of the electronics industry.
Kandou enables a better-connected world by offering disruptive technology through licensing and standard products that empower the devices we use every day to become smaller, more energy efficient and more cost effective.
Kandou has a strong IP portfolio that includes Chord™ signaling, which has been adopted into industry specifications by JEDEC and the OIF.
These innovations and implementations deliver a fundamental advance in interconnect technology that lowers the power consumed and improves the performance of chip links, unlocking new capabilities for customer devices and systems.
Kandou is a fabless semiconductor company headquartered in Lausanne, Switzerland with offices in Europe, North America and Asia.
Browse and apply for open jobs at Kandou.
Lead Engineer for signal integrity and power integrity at semiconductor company focusing on scalable AI infrastructure. Driving methodologies and validating hardware solutions for Kandou products.
Modeling Engineer at Kandou implementing software for system - level modeling of communication links. Collaborating with architects and verification teams to define and support designs.
Software Engineer (Firmware) Lead developing embedded firmware for silicon products at Kandou. Responsible for testing, maintaining, and designing software for silicon design infrastructure in Hyderabad.
Package Design Engineer at Kandou developing scalable AI hardware solutions. Involved in multi - functional collaboration and assurance of design compliance in Hyderabad or Bangalore.
IT Network Support role at Kandou for maintaining and optimizing datacenter and office networks. Requires experience in enterprise networking and corporate infrastructure design.
Physical Design Engineer at Kandou redefining AI infrastructure with scalable, chiplet - based technology. Leading design processes ensuring high - volume silicon production with innovative methodologies.
DFT Engineer working on chiplet - based AI memory fabric solutions at Kandou, collaborating with test and production engineering teams for debugging.
Digital Verification Engineer developing verification methodologies and validating circuit designs for Kandou's AI hardware. Ensuring timely project completion and utilizing latest verification techniques.
Mid - Level Digital Design Engineer working at Kandou to develop advanced communication and memory interfaces. Collaborating on high - speed digital design with semiconductor industry experience.
FPGA Design Engineer prototyping Kandou’s scalable AI infrastructure architecture in Hyderabad. Engaging in independent project ownership and collaborating with architecture and software teams.
Analog Design Engineer working on advanced analog circuits for high - performance AI hardware. Contributing to innovative technologies that redefine AI infrastructure economics.
Modeling Engineer developing software for system - level modeling of communication systems. Collaborating with architects and design teams in a semiconductor company focused on innovation.