Onsite Silicon Packaging Design Engineer

Posted 9 hours ago

Apply now

About the role

  • Silicon Packaging Design Engineer at Intel driving development for mask and panel designs. Implementing layout, performance studies and conducting reviews for substrate designs.

Responsibilities

  • Drives end-to-end development for mask and panel design from concept through tape out
  • Implements physical layout and routing of the panel design
  • Performs panel substrate fit studies to establish design, performance, and cost tradeoffs
  • Conducts internal and external reviews, analyzes data, and resolves DRCs to optimize panel design
  • Completes documentation and collateral into the product lifecycle management system of record

Requirements

  • Bachelor’s degree in electrical engineering or related field
  • 6+ months of relevant experience
  • Valor, Cadence APD, Siemens Xpedition, or CAD software
  • Troubleshoot a variety of physical design/layout issues
  • Prior experience with physical layout aspects of substrate design/layout
  • Performing panel routing starting day one
  • Strong analytical ability and problem-solving skills
  • Microelectronic package substrate technology development
  • Scripting using Python, VB, C, or other language

Benefits

  • competitive pay
  • stock bonuses
  • health
  • retirement
  • vacation

Job title

Silicon Packaging Design Engineer

Job type

Experience level

Junior

Salary

$91,150 - $128,690 per year

Degree requirement

Bachelor's Degree

Tech skills

Location requirements

Report this job

See something inaccurate? Let us know and we'll update the listing.

Report job