Designs, implements, and verifies layout design of test structures for Intel Corporation's silicon technologies. Engages with cross-functional teams to meet innovative circuit design requirements.
Responsibilities
Designs, implements, and verifies the layout design of test structures and circuits
Develops custom layout design of analog blocks, complex digital, mixed signal blocks, standard cell libraries, or memory compilers
Performs detailed physical array planning, area optimization, digital block synthesis, critical wire analysis, custom leaf, cell layout, and compiler assembly coding
Conducts complete layout verification including design rule compliance, SoC integration specs, electron migration, voltage drop (IR), selfheat, ESD, and other reliability checks
Uses custom auto-routers and custom placers to efficiently construct layout
Provides feedback to circuit design engineers for new feature feasibility studies and implements circuit enhancement requests
Develops and drives new and innovative layout methods to improve productivity and quality
Troubleshoots a wide variety of issues up to and including design and tool/flow/methodology issues used for layout design.
Requirements
Bachelor’s Degree in Electrical/Computer Engineering or related field and 6+ years of experience OR a Master's degree in Electrical/Computer Engineering or related field and 4+ years of experience OR a PhD in Electrical/Computer Engineering or related field and 2+ years of experience
AMS/CMOS VLSI design concepts, flows, and EDA tools
8+ years of experience in layout design, Cadence Virtuoso Layout Suite, layout debug (DRC, LVS)
4+ years of experience in EDA Tools, Flows, and Methodology (TFM) development
1+ year of experience with Cadence SKILL programming languages
Experience leading and coordinating small/medium size group of layout designers
Strong initiative, analytical/problem solving skills, communication skills, team working skills, ability to multitask and be able to work with a diverse team located in different geos.
Associate Design Engineer at Valmont responsible for structural analysis and design for utility products. Collaborating with engineering teams to ensure customer specifications are met and designs are efficient.
Mechanical Engineer PE II at ENFRA responsible for product design and system evaluation. Engaging in leadership and project management while ensuring engineering standards are met.
AI - focused Design Engineer at ServiceLink designing UI patterns for human - in - the - loop AI systems and collaborating with product and engineering teams to build intuitive interfaces.
Principal ASIC Designer at Atom Computing leading development of technologies for quantum computing. Collaborate with scientists and engineers to drive ASIC design from requirements to silicon.
Senior Structures Design Engineer developing primary structure for lunar transportation systems at Blue Origin. Leading design, analysis, and testing of aerospace hardware.
Physical Design Engineer at NVIDIA focusing on high - speed IP integration and efficient physical design. Collaborating with cross - business - unit teams to advance AI networking technology.
Senior Mechanical Engineer handling power generation projects. Engaging in mechanical design, technical liaison, and team mentoring at Stanley Consultants.
Senior Mechanical Engineer serving as a technical liaison for power generation projects. Responsible for mechanical design development and project coordination within discipline areas.
Mechanical Engineer at Stanley Consultants managing power generation design projects. Collaborating with clients and leading design efforts in a hybrid workplace.