Principal ASIC Designer at Atom Computing leading development of technologies for quantum computing. Collaborate with scientists and engineers to drive ASIC design from requirements to silicon.
Responsibilities
Lead the development of critical technologies for neutral-atom quantum computers.
Define ASIC design methodologies across CAD flow selection, architecture, RTL, verification, and tape-out.
Evaluate and select external partners and manage the tape-out path.
Develop high-level behavioral models to simulate control loops and RF signal chain.
Lead microarchitecture and RTL development for low-latency RF pulse sequence generation.
Own the Universal Verification Methodology (UVM) strategy and formal verification.
Partner with quantum physicists and optical engineers to deliver hardware that meets fidelity requirements.
Manage subsystem delivery schedules for commercial and research projects.
Requirements
MS or PhD in Electrical Engineering or a related field.
10+ years of post-degree experience in hardware engineering, specifically in ASIC/SoC environments.
Proven track record of leading at least 2 complete, full-flow tape-outs.
Deep experience with high-speed ADCs/DACs (GSPS+) and direct RF sampling architectures.
Familiarity with nodes optimized for Analog/RF (e.g., TSMC 28nm/16nm or GlobalFoundries FDX).
Deep understanding of constrained-random verification (UVM) and hardware-in-the-loop testing.
Expert-level proficiency with Cadence Virtuoso, Synopsys, or Siemens EDA design suites.
Self-motivated, collaborative, and comfortable with the ambiguity of a fast-growing, early-stage company.
Bonus: Experience with cryogenic CMOS, software-defined radio (SDR), or quantum control systems.
Benefits
Fully paid medical, dental, and vision insurance for employees and their dependents.
Unlimited paid time off.
401K company matching.
Short- and long-term disability.
FSA.
Dependent care benefits.
Life insurance.
Drinks, snacks, and catered team lunches in our offices, every day!
Lead Design Engineer developing temporary civil and structural designs for bridge and infrastructure projects. Working from Richmond, VA or Annapolis Junction, MD with a focus on safety and code compliance.
IP Systems Engineer driving and executing the functional test plan for virtualization IPs at AMD. Engaging in technical innovation and collaborative efforts to enhance AMD’s validation capabilities.
Mechanical Engineer optimizing HVAC and mechanical systems across Uline’s North American facilities. Supporting equipment installations and delivering strategic recommendations for building systems.
Senior Mechanical Engineer overseeing HVAC and mechanical systems for Uline’s operational facilities. Responsible for optimizing building performance and coordinating construction projects in North America.
Engineer designing major components for U.S. Navy submarines at HII's Newport News Shipbuilding. Collaborate on product development and manufacturing processes to enhance ship systems.
Powertrain Structures Design Engineer developing power unit case housing and structures design for electric vehicles. Driving part placement and optimization from concept to production with a focus on collaboration.
Digital Design Engineer in custom compute at Marvell designing hardware for datacenter and AI SOCs. Collaborating across teams to produce high - quality designs and specifications.
Associate Design Engineer at Valmont responsible for structural analysis and design for utility products. Collaborating with engineering teams to ensure customer specifications are met and designs are efficient.
Mechanical Engineer PE II at ENFRA responsible for product design and system evaluation. Engaging in leadership and project management while ensuring engineering standards are met.