Hybrid ASIC Design Engineer – All Levels

Posted yesterday

Apply now

About the role

  • Digital Design Engineer in custom compute at Marvell designing hardware for datacenter and AI SOCs. Collaborating across teams to produce high-quality designs and specifications.

Responsibilities

  • Define the micro-architecture of SoCs, including its blocks, cores, accelerators, and subsystems
  • Work closely with the architecture, floor planning, backend, verification, DFT, STA teams, and other cross-functional teams to produce high-quality hardware
  • Develop and write micro-architectural specifications of the design
  • Implement designs using good RTL coding and low power techniques
  • Collaborate with the backend team to close on synthesis, place and route, and timing signoff
  • Collaborate with the verification team on pre-silicon verification tasks such as reviewing test plans, coverage closure, and full-chip simulation debug
  • Plan, scope, and time tasks with the project manager
  • Work with post post-silicon group to resolve any lab issues and successfully bring up silicon
  • Collaborate with the software team to ensure customer use cases requirements are met

Requirements

  • Bachelor’s degree in computer science, Electrical Engineering, or related fields, and 4-10+ years of related professional experience
  • Or a Master’s degree in computer science, Electrical Engineering, or related fields with 2-10+ years of experience
  • Or a PhD in Computer Science, Electrical Engineering, or related fields with 1-10+ years of experience
  • Fluent in SystemVerilog RTL coding techniques
  • Familiar with modern SoC architectures and various interface technologies such as AXI, HBM, Ethernet, PCIe, and D2D
  • Experience in micro-architecture of complex custom/ASIC products
  • RTL design experience, synthesis, static-timing closure, formal verification, gate-level simulations, and block-level functional verification
  • Experience in implementation/timing closure for high-speed design
  • Hands-on experience for all aspects of the chip-development process, with proficiency in front-end design tools and methodologies is a plus
  • Experience in designing high-speed (>1 GHz)/high-performance embedded processor SOC products is a plus
  • Knowledge of scripting languages such as Python, Perl, Tcl, and UNIX shell is desirable

Benefits

  • Employee stock purchase plan with a 2-year look back
  • Family support programs to help balance work and home life
  • Robust mental health resources to prioritize emotional well-being
  • Recognition and service awards to celebrate contributions and milestones

Job title

ASIC Design Engineer – All Levels

Job type

Experience level

Mid levelSenior

Salary

$160,400 - $237,320 per year

Degree requirement

Bachelor's Degree

Tech skills

Location requirements

Report this job

See something inaccurate? Let us know and we'll update the listing.

Report job