Process Technology Design Engineer optimizing and integrating digital-logic circuits using leading-edge process technology at Intel. Collaborating closely with design teams to enhance performance metrics.
Responsibilities
Participating in Technology and Standard Cell library architecture pathfinding activities.
Contributing to Design Technology Co-optimization (DTCO) of different Standard Cell library offerings on a given technology node.
Design and development of pre-silicon and post-silicon technology benchmarking metrics.
Design and characterization of process monitoring oscillators followed by Post-silicon analysis, to identify and quantify FEOL/BEOL factors contributing to Silicon-to-Simulation gap.
Requirements
Master’s degree in Electrical/Computer Engineering with 2+ years of experience – OR – PhD degree in Electrical/Computer Engineering
Technical background in the areas of CMOS device electronics and digital-logic/mixed-signal circuits.
Experience using CAD tools in one or more of the following areas: circuit simulation and modeling, physical layout design, design validation, field solver simulation, design synthesis and APR.
Strong capability of one or more languages (C/C++, TCL, Perl, Python) for design automation.
Data Center Mechanical Specialist responsible for the design and optimization of mechanical systems. Leading transformer solutions at Hitachi Energy to enhance data center infrastructure.
Mechanical Design Engineer at Hitachi Energy creating solutions for transformer power components. Collaborating across disciplines to enhance the efficiency of the power grid and ensure compliance with regulations.
Design Engineer at CodeRabbit bridging design and front - end engineering for marketing websites. Collaborating with teams to deliver high - quality web experiences with a performance - first mindset.
Lead Design Engineer developing temporary civil and structural designs for bridge and infrastructure projects. Working from Richmond, VA or Annapolis Junction, MD with a focus on safety and code compliance.
IP Systems Engineer driving and executing the functional test plan for virtualization IPs at AMD. Engaging in technical innovation and collaborative efforts to enhance AMD’s validation capabilities.
Senior Mechanical Engineer overseeing HVAC and mechanical systems for Uline’s operational facilities. Responsible for optimizing building performance and coordinating construction projects in North America.
Mechanical Engineer optimizing HVAC and mechanical systems across Uline’s North American facilities. Supporting equipment installations and delivering strategic recommendations for building systems.
Engineer designing major components for U.S. Navy submarines at HII's Newport News Shipbuilding. Collaborate on product development and manufacturing processes to enhance ship systems.
Powertrain Structures Design Engineer developing power unit case housing and structures design for electric vehicles. Driving part placement and optimization from concept to production with a focus on collaboration.
Digital Design Engineer in custom compute at Marvell designing hardware for datacenter and AI SOCs. Collaborating across teams to produce high - quality designs and specifications.