Responsable Technique intégrant l’Agence de sûreté électronique à Aix En Provence. Pilotage des activités d'installation et maintenance pour des systèmes de sécurité électronique chez divers clients.
Responsibilities
You will join the Aix-en-Provence office (sector 13)
Coordinate and optimize the office's technical operations
Oversee all Installation and Maintenance service activities and their team
Manage scheduling, costs and deadlines
Monitor client relationships and the financial performance of activities; New works — Installations & after-sales maintenance
Conduct studies and cost estimation for security projects
Lead software engineering projects as a technical expert within Truist's financial services, focusing on complex solutions. Collaborate with multiple stakeholders to design and implement innovative systems.
Senior Software Developer focused on XR applications at Light & Wonder. Developing production - ready Unity applications for Meta Quest and optimizing XR experiences.
Software Engineer in PNC's Technology organization focusing on API testing and Selenium automation. Involves designing software solutions and collaborating with cross - functional teams.
Software Developer Internship at HP, applying classroom learnings to real - world challenges. Join a diverse team focused on technology innovation and development.
Software Engineer developing tools to enhance developer productivity at Nordstrom. Collaborating with teams to design and implement DevOps solutions in a hybrid environment.
Principal Engineer optimizing standard cell libraries for Intel's foundry customers. Collaborating with teams to enhance performance, power and area on leading edge process nodes.
Lead Software Engineer at Icertis, proficient in .NET, C#, Azure, and client - side technologies. Delivering high - quality, scalable solutions and guiding a team of developers.
Senior Software Development Engineer developing cutting - edge software features for Intel's communication libraries. Collaborating with diverse teams to optimize performance in HPC/AI systems.
Principal Engineer designing mixed - signal IPs for Microchip Technology. Collaborating with SoC architects and managing IP intake processes for advanced analog solutions.