Performance Architect at NVIDIA developing innovative hardware architectures for AI and high-performance computing. Collaborating on performance modeling and system-level optimizations across large-scale deep learning workloads.
Responsibilities
Develop innovative HW architectures to extend the state of the art in parallel computing performance, energy efficiency and programmability.
Build the mathematical frameworks required to reason about system availability and workload goodput at massive scales.
Reason about overall Deep Learning workload performance under various scheduling, parallelization, and resiliency strategies.
Conduct "what-if" studies on hardware configurations, infrastructure knobs, and workload strategies to identify optimal system-level trade-offs.
Work closely with wider architecture and product teams to guide the hardware/software roadmap using data-driven performance and reliability projections.
Build and refine high-level simulators in python to model the interaction between knobs that impact performance and resiliency.
Requirements
MS or PhD in a Computer Science, Computer Engineering, Electrical Engineering or equivalent experience.
6+ years of relevant industry or research work experience.
Strong background in analytical and probabilistic modeling.
2+ years of experience in parallel computing architectures, distributed systems, or interconnect fabrics.
A strong understanding of distributed deep learning workloads scheduling in large scale systems.
Proficiency in Python for building performance and reliability models.
Domain Architect managing Pharma R&D architecture initiatives at Roche. Collaborating with teams to align business priorities with multi - year roadmaps.
Manager Architect developing and managing technical road maps and designs for Ameriprise India LLP. Overseeing complex architecture across various domains including data, infrastructure, applications, and security.
Lead System Architect overseeing technical architecture for EIS customer solutions in Japan. Collaborating with partners and teams, ensuring compliance and security best practices.
Package Architect at Micron Technology focusing on advanced packaging and system exploration. Defining architectures for future memory systems with extensive experience in package design and simulation.
Signal Integrity Architect focusing on architectural strategies for high - speed memory interfaces at Micron Technology. Evaluating future interfaces using data - driven analysis in the semiconductor industry.
Senior technical leadership position defining DRAM system architectures at Micron. Leading innovation in memory technology and collaborating with customers to build next - generation platforms.
3P Architect driving rack - and cluster - level reference designs for AI infrastructure at OpenAI. Collaborating with internal and external teams to translate workload requirements into system architectures.
Sr. Model - Based System Architect developing digital engineering ecosystems for aviation safety technology. Collaborating across teams to design information schemas and data models for engineering processes.
System Architect for IT infrastructure at EG.D. Responsible for design, development and support of IT systems and collaboration with business and operational teams in Brno.