Senior ASIC Design Engineer at NVIDIA implementing high performance and power efficient RTL design. Collaborating with diverse teams to push the frontiers of computing innovation.
Responsibilities
Implement, document and deliver high performance, area and power efficient RTL to achieve design targets and specifications
Analyze architectural trade-offs based on features, performance requirements and system limitations
Craft micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design
Collaborate and coordinate with architects, other designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams
Work on critical designs which are integral to our LLM performance such as real-time numeric processing, data flow processing, interrupt controllers, and DMA engines
Architect features to help silicon debug and support post-silicon validation activities
Requirements
Bachelors Degree or equivalent experience in Electrical Engineering, Computer Engineering or Computer Science
8+ years of relevant work experience
Experience in micro-architecture and RTL development (Verilog), focused on arbiters, scheduling, synchronization & bus protocols and interconnect networks
Great understanding of ASIC design flow including RTL design, verification, logic synthesis, low-power design and timing analysis
Exposure to Digital systems and VLSI design, Computer Architecture, and Computer Arithmetic is required
Specific knowledge in numerics, confidential compute, dataflow architectures and CPU subsystems is a bonus
Senior Mechanical Engineer leading mechanical engineering design for detailed engineering projects at BESTECH. Collaborating with multidisciplinary teams and managing smaller projects in a hybrid setting.
Electro - Mechanical Design Engineer responsible for maintaining the design of low voltage Transfer Switch equipment. Collaborating with cross - functional teams and conducting design reviews and testing in Morristown, NJ.
Staff Physical Design Engineer at PowerLattice implementing advanced SoC designs. Collaborating on floorplanning, routing, and physical verification for next - gen chiplet solutions.
Principal Digital Design Engineer at PowerLattice driving microarchitecture and design of complex digital systems for next - gen AI chips. Hands - on role blending technical leadership with RTL development in hybrid setting.
Senior or Staff Analog IC Designer developing analog and mixed - signal circuits for groundbreaking chiplet solutions at PowerLattice. Collaborating with cross - functional teams to deliver robust designs.
Design Engineer involved in solar, wind, and energy storage projects in Thailand. Conducting assessments, preparing layouts, and supporting project execution with a focus on technical designs.
Mechanical Design Engineer developing propulsion components at Pangea Propulsion. Focusing on performance and manufacturability for advanced space propulsion systems.
Turbomachinery Mechanical Design Engineer at Pangea Aerospace developing rocket engine components. Responsible for leading design and development of advanced turbopump systems in a hybrid environment.