Verification Engineer for Altera designing robust verification environments and validating software abstractions for FPGAs. Collaborating with design engineers to enhance verification strategies and uncover bugs.
Responsibilities
Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans.
Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology).
Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs.
Develop verification components, including drivers, monitors, scoreboards, and checkers.
Utilize SystemVerilog Assertions (SVA) and formal verification methods to enhance bug detection and verify complex properties.
Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures.
Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure.
Develop automation scripts and infrastructure using languages like Python or Perl to improve verification efficiency and flows.
Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback.
Requirements
Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
9+ years of experience in ASIC or FPGA design verification.
Expertise in Hardware Description Languages (HDL) like Verilog or VHDL and Hardware Verification Languages (HVL) such as SystemVerilog.
Strong hands-on experience in developing UVM-based testbenches and verification components.
Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV).
Familiarity with industry-standard protocols such as AMBA (AXI, ACE, CHI, APB), PCIe, or Ethernet is a plus.
Experience with simulation and debug tools.
Strong scripting skills in Python, Perl, or Tcl for automation and data analysis.
Excellent analytical, problem-solving, and debugging skills.
Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment.
Designer responsible for the design and integration of thermal and acoustic insulation systems at Sogeclair. Collaborating with engineering, production, and quality teams for effective project execution.
Data Center Fire Sprinkler Designer responsible for design and production of fire sprinkler systems for data centers. Collaborating with project teams to ensure compliance and quality in designs and documents.
Multidisciplinary Visual/Creative Designer creating visual content for Noora Health’s mobile health program. Focused on healthcare communication design for caregivers in various contexts.
Senior Designer coordinating space design projects and leading a team at CTP. Overseeing production of space plans, ensuring compliance with technical requirements, and collaborating with the Head of Design.
Design Consultant elevating guest experience with design services for QVC retail brands. Collaborating and networking with local organizations while providing expertise in design services.
Surface Designer creating custom artwork at Phillip Jeffries for luxury wallcoverings. Collaborating on designs and preparing files for production with a focus on creativity and detail.
Assistant Furniture Designer creating innovative brand - aligned furniture concepts for Anthropologie. Partnering with design teams to develop ideas from concept to product launch.
Design Coordinator overseeing budget, calendar, and team management processes for design team at Urban Outfitters. Supporting daily performance and ensuring deadline management across multiple categories.
Senior Designer at Anthropologie setting seasonal trends and supervising designs for women's apparel. Collaborating closely with design teams and managing junior designers to create appealing fashion lines.