Senior Performance Architect at Intel developing architectures for silicon domain subsystems. Involves innovative technology development and collaboration across teams for high-performance computing solutions.
Responsibilities
Develops end to end architecture including development of the target architecture state in silicon domain subsystem and defines the technology roadmap for the same based on hardware features, requirements, and interoperability of hardware and software throughout the product life cycle.
Drives innovative technologies development for domain subsystems such as multimedia, display, camera, audio, sensing, or IO.
Influences industry standards and supports ecosystem enabling and customers during architecture definition.
Invents, conceptualizes, and specifies microarchitecture and architectural features for future generations or products to deliver optimized subsystems for high performance computing and extreme low power products.
Develops tests, test plans, and testing infrastructure for new architectures/features for subsystems, performs functional modeling simulations, and conducts analysis of test results using advanced statistics and data predictions for benchmarking performance and determining areas for improvement.
Applies knowledge of domain technologies and translates domain requirements into blueprints for business process, data, infrastructure, applications, or platforms to be configured or created.
Collaborates with cross functional teams (including driver and firmware) and defines software configuration control requirement for the technology domain.
As a senior engineer, recognized as a domain expert who influences and drives technical direction across Intel and industry.
Develops and mentors other technical leaders, grows the community, acts as a change agent, and role models Intel values.
Aligns organizational goals with technical vision, formulates technical strategy to deliver leadership solutions, and demonstrates a track record of relentless execution in bringing products and technologies to market.
Requirements
Bachelor's Degree in Electrical/Computer Engineering or Computer Science with 15+ years of experience OR Master's Degree in Electrical/Computer Engineering or Computer Science with 12+ years of experience OR PhD in Electrical/Computer Engineering or Computer Science with 10+ years of experience.
15+ years of experience in Computer architecture.
15+ years of experience in performance and power architecture, modelling, pre and post silicon analysis.
10+ years of experience in Datacenter performance and power architecture, modelling, pre and post silicon analysis.
Domain Architect managing Pharma R&D architecture initiatives at Roche. Collaborating with teams to align business priorities with multi - year roadmaps.
Manager Architect developing and managing technical road maps and designs for Ameriprise India LLP. Overseeing complex architecture across various domains including data, infrastructure, applications, and security.
Lead System Architect overseeing technical architecture for EIS customer solutions in Japan. Collaborating with partners and teams, ensuring compliance and security best practices.
Package Architect at Micron Technology focusing on advanced packaging and system exploration. Defining architectures for future memory systems with extensive experience in package design and simulation.
Signal Integrity Architect focusing on architectural strategies for high - speed memory interfaces at Micron Technology. Evaluating future interfaces using data - driven analysis in the semiconductor industry.
Senior technical leadership position defining DRAM system architectures at Micron. Leading innovation in memory technology and collaborating with customers to build next - generation platforms.
3P Architect driving rack - and cluster - level reference designs for AI infrastructure at OpenAI. Collaborating with internal and external teams to translate workload requirements into system architectures.
Sr. Model - Based System Architect developing digital engineering ecosystems for aviation safety technology. Collaborating across teams to design information schemas and data models for engineering processes.
System Architect for IT infrastructure at EG.D. Responsible for design, development and support of IT systems and collaboration with business and operational teams in Brno.