ASIC Design Engineer on the STA team at Cisco developing extraction and STA flow methodologies to improve performance. Collaborating with Physical Design team for advancements in ASIC and optical technology.
Responsibilities
play a pivotal role in extraction and static timing analysis (STA) flow development
develop methodologies, guidelines, and checklists to streamline STA work
resolve design and flow issues
drive execution to ensure progress and accuracy
Requirements
Bachelor’s degree in Electrical or Computer engineering and 5+ years of ASIC Design experience, or Master's degree in Electrical or Computer Engineering and 3+ years of experience, or PhD + 0 years of experience
Experience with Verilog/SystemVerilog programming
Prior STA experience is a plus
Strong written and verbal communication skills
Benefits
medical, dental and vision insurance
401(k) plan with a Cisco matching contribution
paid parental leave
short and long-term disability coverage
basic life insurance
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
paid year-end holiday shutdown
4 paid days off for personal wellness determined by Cisco
16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
flexible vacation time off program, with no defined limit
80 hours of sick time off provided on hire date and each January 1st thereafter
additional paid time away may be requested for critical or emergency issues for family members
optional 10 paid days per full calendar year to volunteer
employees are also eligible to earn annual bonuses
Associate Transmission Line Engineer providing design and project support for T&D projects at Leidos. Working in a team atmosphere with flexible work arrangements and career development opportunities.
VAPT Engineer with 2 - 4 years of experience in penetration testing for web and mobile applications. Analyze systems vulnerabilities and implement security best practices at RIB.
Engineer 2, Labelling Assurance coordinating development and implementation of product labels and manuals at Cook Medical. Collaborating with various teams for timely execution of projects.
Nutanix AHV Virtualization Engineer contributing to virtualization strategy and implementation. Collaborating closely with engineering teams on Nutanix AHV infrastructure projects.
Process Engineer designing engineering solutions for manufacturing processes at HP. Collaborates with teams to achieve production standards and develop innovative solutions.
Distribution Engineer IV at Milhouse Engineering responsible for planning, design, and execution of electrical distribution systems. Ensuring safe, reliable, and efficient power delivery while providing technical leadership and project management.
Senior Distribution Engineer managing planning, design, and execution of electrical distribution systems for Milhouse Engineering. Collaborating with teams for safe and efficient power delivery.
Data Engineer integrating into SiDi team in Campinas, focused on developing machine learning models for embedded devices. Collaborating with global teams in a hybrid work environment.
Field Service/Support Representative supporting EW systems for HII's Mission Technologies division. Training users and troubleshooting RF issues to keep fleets mission - ready.