Engineer contributing to advanced analog modeling and verification within the Hardware team at Cirrus Logic, collaborating on innovative technology solutions.
Responsibilities
You will contribute to a team that generates & verifies advanced analog circuit equivalent models to support analog design, UVM verification, & HW/SW validation platforms
Collaborate with system architects and designers to streamline architectural exploration of next-generation IP
Develop behavioral models using SystemVerilog Real Number Modeling (SV-RNM), User-defined Types(SV-UDT), & Verilog AMS
Develop DMS & AMS test plans, test benches, and verification methodologies to verify microarchitectures
Collaborate with multi-functional teams to streamline chip-level integration and maintain continuity of design, verification, and modeling feature drop plans
Serve as a primary mixed signal design regression debug support
Develop DMS & AMS test platforms and execute DMS & AMS test plans
Contribute to analog design reviews and recommend enhancements for improved circuit design and partitioning
Collaborate with UVM verification engineers to ensure all verification components are used for AMS-UVM flow
Contribute to development of automation tools for design, verification and modeling
Requirements
Master's degree or higher in Electrical Engineering or Computer Engineering
Experience in development of mixed-signal products
Strong background in analog integrated circuit design & proficient in interpreting circuit schematics
Strong background in digital signal processing and control systems
Strong background in System Verilog for real number modeling (RNM) modeling, test bench development & verification
Organized and detailed with strong x-functional communication skills
Possess outstanding analytical and problem-solving skills
Proficient in use of AMS simulators
Benefits
Health insurance
Retirement plans
Paid time off
Flexible work arrangements
Professional development
Job title
Staff Analog Mixed Signal Modeling & Verification Engineer
Engineer in electrical design at HII’s Newport News Shipbuilding division, focusing on U.S. Navy nuclear systems with responsibilities in research, development, and testing.
Lead Test Engineer synthesizing customer contractual needs into system test solutions while coordinating integrated testing activities at HII's Newport News Shipbuilding.
Utility Engineer responsible for HVAC, BMS, and FMS systems in Clinical Supply Packaging & Shipping. Handle project management, validate facilities, and ensure patient safety at Novo Nordisk.
Software Engineer applying engineering principles to build software solutions for Mapfre. Involves design, development, testing, and maintenance of software applications in a collaborative team environment.
Senior Process Engineer responsible for wastewater treatment design and project leadership at Stantec. Engaging in strategic pursuits and leading technical project delivery for water facilities.
Senior Coastal Engineer managing coastal engineering projects for Stantec in the San Francisco Bay Area. Overseeing leadership and mentorship roles within a collaborative team environment.
Roadway/Drainage/Traffic Engineer joining Ohio team for multi - billion dollar design - build projects. Involves design work, collaboration with teams, and regulatory documentation preparation.
Senior Estimating Engineer developing Ovation solutions at Emerson for power and water automation industries. Collaborating with teams to create technical proposals and support project engineering.
Engineer ensuring technical control of construction projects, providing expertise for quality and compliance. Collaborating with clients and managing technical oversight from design to completion.