Verification Engineer working at Axelera AI ensuring quality and performance of complex multi-market AI accelerators. Collaborates with teams to maintain high standards in RTL designs.
Responsibilities
Join a team responsible for the verification of in-house designed, complex, multi-market AI accelerators.
Guarantee RTL designs are matching specifications and requirements.
Define, implement and execute verification plans to ensure designs meet quality and performance goals.
Build and maintain automated verification environments.
Collaborate and communicate regarding verification status, project progress, and issue resolution.
Work closely with designers, architects and software engineers to develop effective and pragmatic approaches to complex problems.
Contribute to technical directions on all aspects of the verification domain.
Requirements
A degree in electronics engineering, electrical engineering, computer science or other relevant discipline.
A minimum of 3 years of experience in ASIC or FPGA verification.
Proficiency in SystemVerilog, C/C++ or Python for designing and implementing testbenches.
Experience with commercial simulation and formal verification tools and in UVM or CocoTB is an advantage.
Proficiency in scripting languages such as Python, shell or Tcl for automation.
Demonstrated ability to work closely with architecture, RTL design, and software teams to ensure comprehensive verification coverage.
Strong analytical and problem-solving skills.
Good written and verbal communication skills in English.
Benefits
Attractive compensation package
Pension plan
Extensive employee insurances
Option to get company shares
Open culture that supports creativity and continual innovation
Gas Decarbonization Engineer driving innovative decarbonization projects at PG&E. Collaborating across teams to evaluate cost - effective gas system solutions and achieve net - zero emissions goals.
ASIC Verification Engineer at Atos Group focusing on microarchitecture study and verification environment development. Collaborating with design teams for coverage models using UVM - SystemVerilog / C++.
Junior Engineer Transmission Network at Live Reply GmbH, focusing on planning and designing transmission networks. Collaborate with engineering teams and clients for quality solutions.
Lead Test & Project Engineer ensuring quality and reliability through test engineering practices at Honeywell Aerospace. Coordinating testing activities and providing insights for product improvements.
Optical Packaging Engineer developing next - generation optical packaging solutions at Nokia. Leading design and optimization of high - performance optical modules for mass production in a collaborative environment.
Senior System Simulation Engineer developing advanced algorithms enhancing signal processing for 4G, 5G, and future 6G networks. Join Nokia's team shaping communication technology.
Embedded SW Engineer focusing on designing and developing software for 5G microwave backhauling. Collaborating with an R&D team to transform system - level requirements into functional software components.
Process Engineer 4 driving operational excellence in LIM operations at IRP Medical. Responsible for troubleshooting and process optimization in a specialized manufacturing facility.
Design and maintain production equipment for manufacturing operations at Prolec - GE Waukesha, Inc. Collaborate with engineering to improve production efficiency and safety.