Senior Principal Mechanical Engineer at Northrop Grumman focusing on design solutions for the Sentinel program. Involves cross - team collaboration and technical expertise in engineering.
About the role
- Design Engineer responsible for electrical substation design and improvements for PG&E. Ensuring high-quality service delivery and promoting safe practices in accordance with the company's standards.
Responsibilities
- Actively promote safe practices and conduct in accordance with the Corporate Safety policy.
- Accomplish the department goal of zero injuries & avoidable auto incidents.
- Foster teamwork and innovation and embrace new approaches to accomplish our work more efficiently and effectively.
- Coordinate project information (studies, sketches, computations, and other complex data) for the engineering and construction of electric substation facilities including equipment relocations and replacements, capacity additions, reliability, and automation improvements.
- Prepare Electrical Substation design drawings using Bentley 3D software for indoor and outdoor equipment (e.g., RTUs, relays, meters, batteries, annunciators, structures, circuit breakers, transformers, disconnect switches, etc.).
- Prepare bill of materials, circuit & conduit schedules, reports, and presentations using Microsoft Word, Excel, PowerPoint, Access, and other applications.
- Conduct design review meetings with project teams.
- Ensure delivery of high-quality design products on budget, on time, and on purpose.
- Travel 10% of the time.
Requirements
- Holds a BS in Electrical Engineering or graduating with a BS in electrical engineering by July 2026; or its equivalent in education and experience, to include education and design drafting experience totaling six years, or education and experience totaling four years including two years at PG&E as a Design Drafter or Senior Design Drafter
- Must possess and maintain a valid Class C California Driver's License (or higher) by day 1 of hire
- Familiarity with PG&E standards and processes
- PE/EIT certification
- Experience in electrical substation design using MicroStation or AutoCAD or Bentley 3D software
- Fluent with Microsoft Office, Outlook, Word, Excel, PowerPoint, and Access programs.
Benefits
- Health insurance
- Retirement plans
- Paid time off
- Flexible work arrangements
- Professional development
Job title
Job type
Experience level
Salary
Degree requirement
Location requirements
Staff Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems. Collaborate to design transistor - level mixed - signal circuits and conduct effective design reviews.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for SoC IC products. Leading the design and implementation of mixed - signal integrated circuits in a global semiconductor company.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for advanced SoC products. Working with leading technologies in a top semiconductor company.
Principal RF Design Engineer developing radar receiver, exciter, and transmitter products at Raytheon. Focused on RF / Microwave system theory and design, working onsite in Massachusetts.
Electrical Engineer II developing reliable power distribution equipment for Qualdoc Staffing. Collaborating cross - functionally to ensure product quality and performance with hybrid/remote flexibility.
Senior Electronics Design Engineer at Rolls - Royce responsible for circuit design and development for control systems. Collaborating in project teams to drive innovation in electronics for aerospace applications.
Senior Mechanical Engineer at Beca, delivering mechanical and piping designs for industrial projects. Collaborating with diverse teams in multiple sectors including food, beverage, and energy.
Lead civil and structural engineering initiatives at Rolls - Royce's SMR project, ensuring safety, quality, and innovation. Collaborate with multidisciplinary teams to deliver robust engineering solutions.
Senior Mask Layout Design Engineer performing physical layouts for high - speed mixed - signal circuit designs at NVIDIA. Collaborating with ASIC and mixed - signal engineers on groundbreaking sub - micron CMOS technologies and Cadence tools.